Introduction
A high-gain time difference amplifier (TDA) has been developed for high-resolution on-chip timing jitter measurement [1] . In order to obtain a high-gain TDA, a cascaded structure is one of the most feasible [2] . However, a cascaded structure may cause large output time offset, which degrades the jitter measurement performance.
This work presents a twistedly-cascaded structure for high robustness against process variation. By cascading TDAs twistedly based on the test results of each TDA, output time offset of each stage can be canceled and total output time offset can be minimized. Minimized total offset allows smaller size of the variable delay for calibration and implementation cost can be reduced as shown in Fig. 1 .
Test and Reconfiguration of Twistedly-Cascaded TDA
In a cascaded TDA, multiple open-loop TDAs exploiting the variable delay of an SR latch subject to nearly coincident input edges [3] are serially connected. It has been shown that an open-loop TDA is very sensitive to process variations due to its operation mechanism [3] . Unfortunately, the cascaded structure makes this sensitivity more serious. Figure 2 shows the test and reconfiguration of twistedly-cascaded TDA. In order to realize the twisted-connection, the polarity of time offset has to be tested. Each connection point between TDAs can be reconfigured after taking the test results into account. Based on the test results, the connection is changed to minimize the time offset. 
This equation indicates that time offset increases as an edge propagates through each TDA. Thus the non-twisted cascaded TDA maximizes the total time offset, i.e. the worst-case time offset, as shown in the upper part of Fig. 4 .
On the other hand, twisted-cascaded TDA minimizes the total time offset ' TOTAL , as shown in the lower part of Fig.   4 : (2) and (3). As shown in Fig. 5 , the absolute value of time offset reduction increases as the number of stages increases. This means that the length of the variable delay for calibration can be reduced by a greater amount when there are a greater number of stages, resulting in a larger cost reduction. Figure 6 plots the time offset reduction as a function of the number of stages. Figure 6 indicates that a larger time offset reduction can be obtained when using a greater number of stages. Time offset reduction as a function of gain per stage is also demonstrated in Fig. 6 . The lower the gain, the larger reduction in total time offset obtained.
Simulation Results
In order to evaluate the proposed twistedly-cascaded TDA, we have performed SPICE simulation in 65 nm CMOS technology with a 1.2 V power supply. Figure 7 shows the simulation results when comparing twistedly and non-twistedly cascaded TDAs under process variations. Simulation results show that the proposed twistedly-cascaded TDA dramatically reduces time offset. Under each process condition (FF, TT, SS), time offset is reduced by 55.1%, 58.8%, 61.0%, respectively, which match well with calculation results using Eqs. (2) and (3).
Conclusions
This work presents a highly robust twistedly-cascaded TDA. By cascading TDAs twistedly based on test results, the total output time offset can be reduced. SPICE simulations with 65 nm CMOS have proved the effectiveness of the proposed structure. Simulation results show 58.8% output time offset reduction of a 4-stage cascaded TDA when gain per stage is 3.3, which matches well with theoretical investigation. 
